# Japanese Patent Laid-Open Publication No. Heisei 9-8205

## [TITLE OF THE INVENTION]

## RESIN-ENCAPSULATED SEMICONDUCTOR DEVICE

5

10

15

20

25

#### [CLAIMS]

A resin-encapsulated semiconductor device using a lead frame which is shaped in accordance with a two-step etching process to a body wherein a thickness of inner leads is less than that of the lead frame blank, comprising:

inner leads having the thickness less than that of the lead frame blank; and

terminal columns integrally connected to the inner leads and having the same thickness with the lead frame blank, the terminal columns possessing a column-shaped configuration which is adapted to be electrically connected to an external circuit, the terminal columns being disposed outside of the inner leads in a manner such that they are coupled to the inner leads in a direction orthogonal to the thickness-wise direction thereof, the terminal columns having terminal portions arranged on top ends thereof, the terminal portions being made of solders, etc. and exposed to the outside beyond a resin encapsulate, each inner lead possessing a rectangular cross-section and having four

591543 v:

surfaces including a first surface, a second surface, a third surface and a fourth surface, the first surface being flushed with one surface of a remaining polition of the inner lead having the same thickness with the lead frame blank while being opposed to the second surface, and each of the third and fourth surfaces having a concave snape depressed toward the inside of the inner lead.

2. A resin-encapsulated semiconductor device using a lead frame which is shaped in accordance with a two-step etching process to a body wherein a thickness of inner leads is less than that of the lead frame blank, comprising:

inner leads having the thickness less than that of the lead frame blank; and

terminal columns integrally connected to the inner leads and having the same thickness with the lead frame blank, the terminal columns possessing—a column-shaped configuration which is adapted to be electrically connected to an external circuit, the terminal columns being disposed outside of the inner leads in a manner such that they are coupled to the inner leads in a direction orthogonal to the thickness-wise direction thereof, portions of top ends of the terminal columns being exposed to the outside beyond a resin encapsulate, each inner lead possessing a rectangular

20

cross-section and having four surfaces including a first surface, a second surface, a third surface and a fourth surface, the first surface being flushed with one surface of a remaining portion of the inner lead having the same thickness with the lead frame blank, while being opposed to the second surface, and each of the third and fourth surfaces having a concave shape depressed toward the inside of the inner lead.

3. The resin-encapsulated semiconductor device as claimed in claims 1 or 2, wherein a semiconductor chip is received inward of the inner leads, and electrodes of the semiconductor chip are electrically connected to the inner leads through wires, respectively.

15

5

- 4. The resin-encapsulated semiconductor device as claimed in claim 3, wherein the lead frame has a die pad, and the semiconductor chip is mounted onto the die pad.
- 5. The resin-encapsulated semiconductor device as claimed in claim 3, wherein the lead frame does not have a die pad, and the semiconductor chip is fastened to the inner leads using a reinforcing fastener tape.
- 25 6. The resin-encapsulated semiconductor device as

591543 va

10

claimed in claims 1 or 2, wherein the semiconductor thin is fastened by means of insulating adhesive to the second surfaces of the inner leads on one surface thereof on which the electrodes are located, and the electrodes of the semiconductor chip are electrically connected to the first surfaces of the inner leads through wires, respectively.

7. The resin-encapsulated semiconductor device as claimed in claims 1 or 2, wherein the semiconductor chip is fastened to the second surfaces of the inner leads by bumps thereby to be electrically connected to the inner leads.

(DETAILED DESCRIPTION OF THE INVENTION) [FIELD OF THE INVENTION]

The present invention relates to a resinencapsulated semiconductor device capable of meeting the
requirement for an increase in the number of terminals and
resolving problems which are caused in association with
position shift and coplanarity of an outer lead.

20

## [DESCRIPTION OF THE PRIOR ART]

FIG. 15(a) shows the configuration of a generally known resin-encapsulated semiconductor device (a plastic lead frame package). The shown resin-encapsulated semiconductor device includes a die pad 1511 having a

claimed in claims 1 or 2, wherein the semiconductor thip is fastened by means of insulating adhesive to the second surfaces of the inner leads on one surface thereof on which the electrodes are located, and the electrodes of the semiconductor chip are electrically connected to the first surfaces of the inner leads through wires, respectively.

7. The resin-encapsulated semiconductor device as claimed in claims 1 or 2, wherein the semiconductor chip is fastened to the second surfaces of the inner leads by bumps thereby to be electrically connected to the inner leads.

(DETAILED DESCRIPTION OF THE INVENTION) (FIELD OF THE INVENTION)

The present invention relates to a resinencapsulated semiconductor device capable of meeting the requirement for an increase in the number of terminals and resolving problems which are caused in association with position shift and coplanarity of an outer lead.

20

20

## [DESCRIPTION OF THE PRIOR ART]

FIG. 15(a) shows the configuration of a generally known resin-encapsulated semiconductor device (a plastic lead frame package). The shown resin-encapsulated semiconductor device includes a die pad 1511 having a

591543 v1

semiconductor chip 1520 mounted thereon, outer leads [51] to be electrically connected to the associated circuits, inner leads 1512 formed integrally with the outer leads 1513, bonding wires 1530 for electrically connecting the 5 tips of the inner leads 1512 to the bonding pad 1821 of the semiconductor chip 1520, and a resin 1540 encapsulating the semiconductor chip 1820 to protect the semiconductor chip 1520 from external stresses and contaminants. This resinencapsulated semiconductor device, after mounting the semiconductor chip 1520 on the bonding pad 1521, is 10 manufactured by encapsulating the semiconductor chip 1520 with the resin. In this resin-encapsulated semiconductor device, the number of the inner leads 1512 is equal to that of the bonding pads 1521 of the semiconductor chip 1520: And, FIG. 15(b) shows the configuration of a monolayer lead -15 frame used as an assembly member of the resintencepsulated semiconductor device shown in FIG. 15a. Such a lead frame includes the bonding pad 1511 for mounting semiconductor chip, the inner leads 1512 to be electrically connected to the semiconductor chip, the outer lead 1513 which is integral with the inner leads 1512 and is to be electrically connected to the associated circuits. also includes dam bars 1514 serving as a dam when encapsulating the semiconductor chip with the resin, and a frame 1515 serving to support the entire lead frame 1510.

20

15

Such a lead frame is formed from a highly conductive metal such as a cobalt, 42 alloy(a 42% Ni-Fe alloy), copper-cases alloy by a pressing working process or an etching process. FIG. 15(b)( $\Box$ ) is a cross-sectional view taken along the line F1-F2 of FIG. 15(b)(4).

Recently, there has been growing demand for the miniaturication and reduction in thickness of resinencapsulated semiconductor device employing lead frames . like the lead frame (plastic lead frame package) and the increase of the number of terminals of resin-encapsulated 10 semiconductor package as electronic apparatuses miniaturized progressively and the degree of the integration of semiconductor device increase progressively. Thus, recent resin-encapsulated semiconductor package, particularly quad plate package (QFPs) and thin quad flat packages (TQFPs) have each a greatly increased number of pins.

Lead frames having inner leads arranged at small pitches among lead frames for semiconductor packages are 20 fabricated by a photolithographic etching process, while lead frames having inner leads arranged at comparatively large pitches among lead frames for semiconductor packages are fabricated by press working. However, lead frames having a large number of fine inner leads to be used for forming semiconductor packages having a large number of

pins are fabricated by subjecting a blank of a thickness on the order of 0.25 mm to an etoning process, not a press working.

The etching process for forming a lead frame having fine inner leads will be described hereinafter with reference to FIG. 14. First, a copper alloy or 42 alloy thin sheet of a thickness on the order of 0.25 mm (a lead frame blank 1410) is cleaned perfectly (FIG. 14(a)). Then, a photoresist, such as a water-soluble casein photoresist containing potassium dichromate as a sensitive agent, is spread in photoresist films 1420 over the major surfaces of the thin film as shown in FIG. 14(b).

Then, the photoresist films are exposed, through a mask of a predetermined pattern, to light emitted by a 15 high-pressure mercury lamp, and the thin sheet is immersed in a developer for development to form a patterned photoresist film 1430 as shown in FIG. 14(c). thin sheet is subjected, when need be, to a hardening process, a washing process and such, and then an etchant 20 containing ferric chloride as a principal component is sprayed against the thin sheet 1010 to etch through portions of the thin sheet 1410 not coated with the patterned photoresist films 1020 so that inner leads of predetermined sizes and shapes are formed as shown in FIG. 25 14(d).

- 591543 v1

Then, the patterned resist films are removed, the patterned thin sheet 1410 is washed to complete a lead frame having the inner leads of desired shapes as shown in FIG. 14(e). Predetermined areas of the lead frame thus-5. formed by the etching process are silver-plates. being washed and dried, an adhesive polyimide tape is stuck to the inner leads for fixation, predetermined tab bars are bent, when need be, and the die pad depressed. etching process, the etchant etches the thin sheet in both the direction of the thickness and directions perpendicular 10 to the chickness, which limits the miniaturization of inner lead pitches of lead frames. Since the thin sheet is etched from both the major surfaces as shown in FIG. 14 during the etching process, it is said, when the lead frame 15 has a line-and-space shape, that the smallest possible intervals between the lines are in the range of 50 to 100% of the thickness of the thin sheet. From the viewpoint of forming the outer lead having a sufficient strength, generally, the thickness of the thin sheet must be about 20 0.125 mm or above. Furthermore, the width of the inner leads must be in the range of 70 to 80  $\square$ m for successful wire bonding. When the etching process as illustrated in FIG. 14 is employed in fabricating a lead frame, a thin sheet of a small thickness in the range of 0.125 to 0.15 mm is used and inner leads are formed by etching so that the

fine tips thereof are arranged at a pitch of about 1. mm.

recent miniatile resin-encapsula: semiconductor package requires inner leads arranged pitches in the range of 0.13 to 0.15 mm, far smaller to 5 When a lead frame is fabricated by processing 0.165 mm. thin sheet of a reduced thickness, the strength of t outer leads of such a lead frame is not large enough withstand external forces that may be applied thereto the subsequent processes including an assembling process 10 and a chip mounting process. Accordingly, there is a limit to the reduction of the thickness of the thin sheet t enable the fabrication of a minute lead frame having fir leads arranged at very small pitches by etching.

An etching method previously proposed to overcom such difficulties subjects a thin sheet to an etchin process to form a lead frame after reducing the thickness of portions of the thin sheet corresponding to the inner leads of the lead frame by half etching or pressing to form the fine inner leads by etching without reducing the strength of the outer leads. However, problems arise in accuracy in the subsequent processes when the lead frame is formed by etching after reducing the thickness of the portions corresponding to the inner leads by pressing; for example, the smoothness of the surface of the plated areas

is unsatisfactory, the inner leads cannot be formed in a 'flatness' and a dimensional accuracy required to clamp the lead frame accurately for bonding and molding, and a platemaking process must be repeated twice making the lead fabricating process intricate. It is also necessary to repeat a platemaking process twice when the thickness of the portions of the thin sheet corresponding to the inner leads is reduced by half etching before subjecting the thin sheet to an etching process for forming the lead frame, which also makes the lead frame fabricating process intricate. Thus, this previously proposed etching method has not yet been applied to practical lead frame fabricating processes.

#### 15 (SUBJECT MATTERS TO BE SOLVED BY THE INVENTION)

On the other hand, because a pitch among inner leads is made narrow as the number of terminals is increased, it is considered important to know whether a problem is caused or not in association with position shift or coplanarity of an outer lead when implementing a chip mounting process. 20 Accordingly, the present invention has been made in an effort to solve the problems occurring in the related art, and an object of the present invention is to provide a resin-encapsulated semiconductor device capable of meeting the requirement for an increase in the number of terminals

25

and resolving problems which are caused in assoc: position shift and coplanarity of an outer lead.

# [MEANS FOR SOLVING THE SUBJECT MATTERS]

5 According to one aspect of the present . there is provided a resin-encapsulated semiconduct using a lead frame which is shaped in accordance two-step etching process to a body wherein a thi inner leads is less than that of the lead fran comprising: inner leads having the thickness less 10 of the lead frame blank; and terminal columns is connected to the inner leads and having the same t with the lead frame blank, the terminal columns oc a column-shaped configuration which is adapted 15 electrically connected to an external circuit, the columns being disposed outside of the inner lead manner such that they are coupled to the inner lea direction orthogonal to the thickness-wise di thereof, the terminal columns having terminal p arranged on top ends thereof, the terminal portion: 20 made of solders, etc. and exposed to the outside be resin encapsulate, outer surfaces of the terminal c also being exposed to the outside beyond the encapsulate, each inner lead possessing a recta cross-section and having four surfaces including a

surface, a second surface, a third surface and a for surface, the first surface being flushed with one surf of a remaining position of the inner lead having the sthickness with the lead frame blank while being opposed the second surface, and each of the third and for surfaces having a concave shape depressed toward the institute inner lead.

According to another aspect of the present inventic there is provided a resin-encapsulated semiconductor devi using a lead frame which is shaped in accordance with 10 two-step etching process to a body wherein a thickness inner leads is less than that of the lead frame blank comprising: inner leads having the thickness less than the of the lead frame blank; and terminal columns integral! connected to the inner leads and having the same thicknes 15 with the lead frame blank, the terminal columns possessin a column-shaped configuration which is adapted to b electrically connected to an external circuit, the terminal columns being disposed outside of the inner leads in a manner such that they are coupled to the inner leads in  $\epsilon$ 20 direction orthogonal to the thickness-wise direction thereof, portions of top ends of the terminal columns being . exposed to the outside beyond a resin encapsulate, outer surfaces of the terminal columns also being exposed to the outside beyond the resin encapsulate, each inner lead 25

25

591543 vi

possessing a rectangular cross-section and having four surfaces including a first surface, a second surface, a third surface and a fourth surface, the first surface being flushed with one surface of a remaining portion of the inner lead having the same thickness with the lead frameblank while being opposed to the second surface, and each of the third and fourth surfaces having a concave shape depressed toward the inside of the inner lead.

According to another aspect of the present invention, a semiconductor chip is received inward of the inner leads, 10 and electrodes (pads) of the semiconductor chip are electrically connected to the inner leads through wires, respectively. According to another aspect of the present invention, the lead frame has a die pad, and the semiconductor chip is mounted onto the die pad. According 15 to another aspect of the present invention, the lead frame does not have a die pad, and the semiconductor chip is fastened to the inner leads using a reinforcing fastener According to still another aspect of the present invention, the semiconductor chip is fastened by means of 20 insulating adhesive to the second surfaces of the inner leads on one surface thereof on which the electrodes are located, and the electrodes of the semiconductor chip are electrically connected to the first surfaces of the inner leads through wires, respectively. According to yet still

10

15

25

another aspect of the present invention, the semiconqueter chip is fastened to the second surfaces of the inner leads by bumps thereby to be electrically connected to the inner leads. In the above descriptions, in the case that the terminal columns have terminal portions which are arranged on top ends of the terminal columns, with the terminal portions made of solders, etc. and exposed to the outside beyond the resin encapsulate, while it is the norm that the terminal portions comprising the solders, etc. are exposed to the outside beyond the resin encapsulate, it is not necessarily required for the terminal portions to be projected beyond the resin encapsulate. Moreover, while it is possible to use the outside surfaces of the terminal columns while they are not encapsulated by the resin encapsulate and they are exposed to the outside, the outside surfaces of the terminal columns which are not encapsulated by the resin encapsulate, can be covered by a protective frame using adhesive, etc.

#### 20 [WORKING FUNCTIONS]

The resin-encapsulated semiconductor device in accordance with the present invention can meet a demand for an increase in the number of terminals. At the same time, in the resin-encapsulated semiconductor device, because the forming process of the outer leads as in the case of using

a mono-layered lead frame shown in FIG. 13(b) is not required, it is possible to provide a semiconductor device in which no problems are caused in association with position shift and colphanarity of the outer leads. More particularly, the use of a multi-pinned lead frame snaped in a manner that inner leads have a thickness less than that of the lead frame blank by a two-step etching process, that is, the inner leads are arranged at a fine potch, ran meet a demand for an increase in the pin number of the semiconductor device. Furthermore, by using the lead frame which is fabricated by a two-step etching process as will be described later with reference to FIG. 1, the second surface of each inner lead has coplanarity, and is excellent in wire-bonding property. In addition, since the first surface of the inner lead is also a flat surface and the third and fourth surfaces are depressed toward the inside of the inner lead, the inner leads are stable and coplanarity width upon wire bonding -process can be enlarged.

20

25

15

10

#### [EMBODIMENTS]

Embodiments of the resin-encapsulated semiconductor device in accordance with the present invention will now be described with reference to the attached drawings. First, a resin-encapsulated semiconductor device in accordance

with a first embodiment of the present invention described hereinafter with reference to FIGs. 1 FIG. 1(a) is a cross-sectional view of the encapsulated semiconductor device according to the embodiment of the present invention. FIG. 1(b) is a sectional view of an inner lead taken along the line of (IG. 1(a), and FIG. 1(c) is a cross-sectional vie terminal column taken along the line B1-B2 of FIG. Moreover, FIG. 2(a) is a perspective view of the encapsulated semiconductor device according to the embodiment of the present invention, FIG. 2(b) is a view of the resin-encapsulated semiconductor device o 2(a), and FIG. 2(c) is a bottom view of the encapsulated semiconductor device of FIG. 2(a). In F :5 and 2, a drawing reference numeral 100 represents a : encapsulated semiconductor device, 110 a semicond chip, 111 electrodes (pads), 120 wires, 130 a lead f 131 inner leads, 131Aa a first surface, 131Ab a s surface, 131Ac a third surface, 131Ad a fourth surface 20 terminal columns, 133A terminal portions, surfaces, 133S a top surface, 135 a die pad, and 1 resin encapsulate.

In the resin-encapsulated semiconductor de according to the first embodiment, as shown in FIG. : the semiconductor chip 110 is placed inward of the :

leads 131. As can be readily seen from FIG. 1.a., the semiconductor chip 110 is mounted on the die pad 135 at one surface therest which is opposed to the other surface thereof where the electrodes pads: iii of the semiconductor chip 110 are arranged. Each electrone pac 111 is electrically connected to the second surface 131Ac of the inner lead 131 through the wire 120. The electrical connection between the resin-encapsulated semiconductor device 100 of this embodiment and an external circuit is echieved by mounting the resin-encapsulated semiconductor 10 device 100 via the terminal portions 133A each being made of a semi-spherical solder, on a printed circuit substrate, with the terminal portions 133A located on the top surfaces 133S of the terminal columns 133, respectively. In the resin-encapsulated semiconductor device of the first 15 embodiment of the present invention, it is not necessarily required to provide a protective frame 190, and instead, a structure, as shown in FIG. 1(d), in which no protective frame is used can be adopted.

The lead frame 130 used in the semiconductor device 100 according to the first embodiment is made of a 42% nickel-iron alloy. Therefore, the lead frame 130A which has a contour as shown in FIG. 9(a) and is shaped by an etching process, is used as the lead frame 130. The lead frame 130 has inner leads 131 which are shaped to have a

thickness less than that of the terminal columns 133 or other portions. Dam bars 136 serve as a dam when enuapsulating the semiconductor chip 110 with a resin. Moreover, although the lead frame 130A which is processed by etching to have the contour as shown in FIG. Pla 5 used in this embodiment, the lead frame is not limited to such a contour because portions except the inner leads 131 and the terminal columns 133 are not necessary. The inner leads 131 have a thickness of 40 Em whereas the portions of the lead frame 130 other than the inner leads 131 have a 10 thickness of 0.15 mm which corresponds to the thickness of the lead frame blank. The other portions of the lead frame 130 except the inner leads 131 may not have the thickness of 0.15 mm, but have a thickness of 0.125 mm-0.50 mm which is thinner. The tips of the inner leads 131 have a small 15 pitch of 0.12 mm so as to achieve an increase in the number of terminals for semiconductor devices. The second face 131Ab of the inner lead 131 has a substantially flat profile so as to allow an easy wire boding thereon. as shown in FIG. 1(b), because the third and fourth faces 20 131Ac and 131Ad have a concave shape which is depressed toward the inside of the associated inner lead, a high strength can be obtained even though the second face (wire bonding surface) 131Ab is narrowed.

25 In the present embodiment, since twisting does not

occur in the inner leads 131 irrespective of whether the winner leads 131 is long or not. The inner leads having the contour, as shown in FIG. 9(a), in which the tips of the inner leads 131 are separated one from another, are prepared by the etching process, and the inner leads are 5 resin-encapsulated after mounting the semiconductor chip thereon as will be described later. However, where the inner leads 131 are long in their length and have a tendency for the generation of twisting therein, it is impossible to fabricate the lead frame by etching to have 10 the contour as shown in FIG. 9(a). Therefore, after etoning the lead frame in a state where the tips of the inner leads are fixed to the connecting portion 1318 as shown in FIG. 9(c)(4), the inner leads IBL are fixed with the reinforcing tape 160 as shown in FIG.  $9(c)(\square)$ . Then, the connecting portions 1313 which are not necessary in the fabrication of the resin-encapsulated semiconductor device are removed by a press as shown in FIG. 9(c)(//), and a semiconductor device is then mounted on the lead frame.

20 Hereinafter, a method for the fabrication of the resin-encapsulated semiconductor device will now described with reference to FIG. 8. First, the lead frame 130A, as shown in FIG. 9(a), which is shaped by the etching process as will be described later, is prepared such that the second surfaces 131Ab of the inner leads 131 are

15

:5

20

25

directed upward (FIG. 8(a)).

Then, the semiconductor onip 110 is mounted onto the die pad 115 such that the surfaces of the semiconductor onip 110 on which the electrodes 111 are arranged, are directed upward (FIG. 3(b)).

Next, after the semiconductor chip 110 is fastened onto the die pad 135, the electrodes 111 of the semiconductor chip 110 and the second surfaces 131Ab of the inner leads 131 are bonded with each other using wires 110 (FIG. 8(c)).

Subsequently, encapsulation is carried out with the conventional resin encapsulate 140. Thereafter, unnecessary portions of the lead frame 130 which are protruded from the resin encapsulate 140 are cut by a press to form terminal columns 133 and also the side surfaces 133B of the terminal columns 133 (FIG. 8(d)).

Then, the dam bars 136, the frame portions 137, etc. of the lead frame 130A as shown in FIG. 9 are removed. Next, the terminal portions 133A each made of the semi-spherical solder are arranged on the outer surface of each terminal column 133 to fabricate a resin-encapsulated semiconductor device (FIG. 8(e)).

Thereafter, the protective frame 180 is arranged by means of adhesive around an entire outer surface of the resultant structure in such a manner that the side surfaces

10

15

20

25

of the terminal columns 133 are covered thereby FIG.  $\theta(f)$ ). At this time, the protective frame ISO functions to reinforce the semiconductor device. In other words, the protective frame 180 serves to prevent moisture from leaking into a gap between the resin encapsulate and the terminal columns due to the fact that the side surfaces of the terminal columns are exposed to the outside, whereby a creck is not formed in the semiconductor device and the breakage of the semiconductor device is avoided. However, persons skilled in the art will readily appreciate that it is not necessarily required to provide the protective frame 180. Also, when such an encapsulating process by the resin is carried out using a desired mold, the encapsulating process is implemented in a state wherein the outer side surfaces of the terminal columns of the lead frame are somewhat protruded out of the resin encapsulate.

A method for etching the lead frame of the first embodiment will now be described in conjunction with the attached drawings. FIG. 11 is of cross-sectional views respectively illustrating sequential steps of the etching process for the lead frame of the first embodiment. In particular, the cross-sectional views of FIG. 1 correspond to a cross section taken along the line D1-D2 of FIG. 9(a). In FIG. 11, the reference numeral 1110 denotes a lead frame blank, 1120A and 1120B resist patterns, 1130 first opening,

10

15

20

25

1140 second openings, 1150 first concave portions, 1161 second concave portions, 1170 flat surfaces, and 1180 an etch-resistant layer. First, a water-soluble casein resist using potassium dichromate as a sensitive agent is coated over both surfaces of the lead frame blank 1110 made of a 42% nickel-iron alloy and having a thickness of about 0.15 mm. Using desired pattern plates, the resist films are patterned to form resist patterns 1120A and 1120B having first opening 1130 and second openings 1140, respectively (FIG. 11(a)).

The first opening 1130 is adapted to etch the lead frame blank 1110 to have a flat etched bottom surface to a thickness smaller than that of the lead frame blank 1110 in a subsequent process. The second openings 1140 are adapted to form desired shapes of tips of inner leads. Although the first opening 1130 includes at least an area forming the tips of the inner leads 1110, a topology generated by partially thinned portion by etching in a subsequent process can cause hindrance in a taping process or a clamping process for fixing the lead frame. Thus, an area to be etched needs to be large without being limited to fine portions of the tips of the inner leads. Thereafter, both surfaces of the lead frame blank 1110 formed with the resist patterns are etched using a 48 Be' ferric chloride solution of a temperature of 57°C at a spray pressure of

2.5 kg/cm<sup>2</sup>. The etching process is terminated at the point of time when first recesses 1130 etched to have a flat etched bottom surface have a depth h corresponding to 2/3 of the thickness of the lead frame blank (FIG. 11 c.).

5 Although both surfaces of the lead frame plank 1111 are simultaneously etched in the primary etching process, it is not necessary to simultaneously etch both surfaces of the lead frame blank 1110. The reason why both surfaces of the lead frame blank 1110 are simultaneously etched, as in this embodiment, is to reduce the etching time taken in a 10 secondary eaching process as will be described later. The total time taken for the primary and secondary etching processes is less than that taken in the case of etching of only one surface of the lead frame blank on which the 15 resist pattern 1120B is formed. Subsequently, the surface provided with the first recesses 1130 respectively etched at the first opening 1130 is entirely coated with an etch-resistant hot-melt wax (acidic wax type MR-WB6, The Increc Inc.) by a die coater to form an etch-resistant layer 1180 so as to fill up the first recesses 1150 and to 20 cover the resist pattern 1120A (FIG. 11(c)).

It is not necessary to coat the etch-resistant layer 1180 over the entire portion of the surface provided with the resist pattern 1120A. However, it is preferred that the etch-resistant layer 1180 be coated over the entire

portion of the surface formed with the first recess: and first opening 1130, as shown in FIG. 11(c), because is difficult to cost the etch-resistant layer lied o the surface portion including the first recesses Although the etch-resistant layer 1180 wax employed : embodiment is an alkali-soluble wax, any suitable resistant to the etching action of the etchant solution remaining somewhat soft during etching may be used. for forming the etch-resistant layer 1180 is not limit 3.0 the above-mentioned wax, but may be a wax of a UV-se type. Since each first recess 1150 etched by the pr etching process at the surface formed with the pa adapted to form a desired shape of the inner lead to filled up with the etch-resistant layer 1180, it is further etched in the following secondary etching proc 15 The etch-resistent layer 1160 also enhances the mechan strength of the lead frame blank for the second etc process, thereby enabling the second etching process  $t \in \mathbb{R}^n$ conducted while keeping a high accuracy. It is possible to enable a second etchant solution to be spr. 20 at an increased spraying pressure, for example, 2.5 kg or above, in the secondary etching process. The increa spraying pressure promotes the progress of etching in direction of the thickness of the lead frame blank in secondary etching process. Then, the lead frame blank

In this portion of the surface formed with the first recess: 1111 is and first opening 1130, as shown in FIG. 11(c), because ses iii. is difficult to cost the etch-resistant layer lied of impletely the surface portion including the first recesses ming the Although the etch-resistant layer 1180 wax employed 1 5 embodiment is an alkali-soluble wax, any suitari d by the resistant to the etching action of the etchant solution oth side remaining somewhat soft during etching may be used. s of the for forming the etch-resistant layer 1180 is not limit biswer b 10 the above-mentioned wax, but may be a wax of a UV-se me blank type. Since each first recess 1180 etched by the pr ess, the etching process at the surface formed with the pa (resist adapted to form a desired shape of the inner lead to . Thus, filled up with the etch-resistant layer 1180, it is 9(a) is 15 further etched in the following secondary etching proc arranced The etch-resistant layer 1180 also enhances the mechan nt layer strength of the lead frame blank for the second etc 120B) is process, thereby enabling the second etching process to ving to conducted while keeping a high accuracy. It is 20 possible to enable a second etchant solution to be spr. rame as at an increased spraying pressure, for example, 2.5 kg he lead or above, in the secondary etching process. The increa in this spraying pressure promotes the progress of etching in iickness direction of the thickness of the lead frame blank in e first secondary etching process. Then, the lead frame blank

surfaces 131Aa of the tips of the inner leads as shown in FIG. 1, are flushed with one surfaces of remaining portions of the inner leads having the same thickness with the leat frame while being opposed to the second surfaces 131Ac, and the third and fourth surfaces are formed to have a concave shape which is depressed toward the inside of the inner leads. Where a semiconductor chip is mounted on the second surfaces 131Ab of the inner leads by means of bumps for an electrical connection therebetween, as in a semiconductor device according to a third embodiment as will be described hereinafter, an increased tolerance for the connection by bumps is obtained when the second surface 131Ab has a concave shape depressed toward the inside of the inner lead. To this end, an etching method shown in FIG. 12 is adopted in this case. The etching method shown in FIG. 12 is the same as that of FIG. 11 in association with its primary etching process. After completion of the primary etching process, the etching method is conducted in a manner different from that of the etching method of FIG. 11 in that the second etching process is conduced at the side of the first recesses 1150 after filling up the second recesses 1160 by the etch-resist layer 1180, thereby completely perforating the second recesses 1160. time, by implementing the primary etching process, etching at the side of the second openings 1140 is performed in a

\$91543 v2

10

15

20

sufficient manner. The cross section of each inner lead, including its tip, formed in accordance with the etching method of FIG. 12, has a concave shape depressed toward the inside of the inner lead at the second surface 131Ab, as shown in FIG. 6(b).

The etching method in which the etching process is conducted at two separate steps, respectively, as in that of FIGs. 11 and 12, is generally called a "two-step etching method". This etching method is advantageous in that a desired fineness can be obtained. The etching method used to fabricate the lead frame 130A of the first embodiment shown in FIG. 9 involves the two-step etching method and the method for forming a desired shape of each lead frame portion while reducing the thickness of each pattern formed. In particular, the etching method makes it possible to achieve a desired fineness. In accordance with the method illustrated in FIGs. 11 and 12, the fineness of the tip of each inner lead 131A formed by-this method is dependent on the shape of the second recesses 1160 and the thickness t of the inner lead tip which is finally obtained. For example, where the blank has a thickness t reduced to 50 Dm, the inner leads can have a fineness corresponding to a lead width W1 of 100  $\square$ m and a tip pitch p of 0.15 mm, as shown in FIG. 11(e). In the case of using a small blank thickness t of about 30  $\Box$ m and a lead

591243 vi

10

15

20

width W1 of 70 Dm, it is possible to form inner leads having a fineness corresponding to an inner lead pitch p of 0.12 nm. Of course, it may be possible to form inner leads having a further reduced tip pitch by adjusting the clank thickness t and the lead width W1. That is to say, an inner lead tip pitch p up to 0.08 nm, a blank thickness up to 25 Dm, and a lead width W1 up to 40 Dm can be obtained.

In the case where twisting of the inner leads does not occur in the fabricating process, as in the case where the 10 inner leads are short in their length, a lead frame illustrated in FIG. 9(a) can be directly obtained. However, where the inner leads are long in length as compared to those of the first embodiment, the inner leads 15 have tendency for the generation of twisting. Thus, in this case, the lead frame is obtained by etching in a state where the tips of the inner leads are bound to each other by a connecting member 1318 as shown in FIG. 9(c)(1). Then, the connecting member 131B which is not necessary for 20 the fabrication of a semiconductor package is cut off by means of a press to obtain a lead frame shaped as shown in FIG. 9(a).

Moreover, as described above, where unnecessary portions in a structure shown in FIG. 9(c)(1) are cut to obtain the lead frame having the contour shown in FIG.

generally used, as shown in FIG. P(D)(A). While the connecting member 1318 is cut off by means of a press to obtain the contour shown in FIG. 9 cm D), a semiconductor device is mounted on the lead frame still naving the reinforcing tape attached thereon. Also, the mounted semiconductor device is encapsulated with a resin in a condition where the lead frame still has the tape. The line E11-E12 illustrates a cut portion.

20 The tip of the inner lead 131 of the lead frame used in the semiconductor device of this first embodiment has a pross-sectional shape as shown in FIG. 13(4)(a). The tip 131A has an etched flat surface (second surface) 131Ab which is substantially flat and therefore has a width Wi slightly greater than the width W2 of an opposite surface. 25 The widths WI and W2 (about 1898  $\square m$ ) are more than the width  $\boldsymbol{W}$  at the central portion of the tips when viewed in the direction of the inner lead thickness. Thus, the tip of the inner lead has a cross-sectional shape having opposite wide surfaces. To this end, although either of 20 the opposite surfaces of the tip 131A can be easily electrically connected to a semiconductor device (not shown) by a wire 120A or 120B, this embodiment illustrates the use of the etched flat surface for wire-bonding as shown in FIG. 13( $\square$ )(a). In FIG. 13, a reference numeral 25

131Ab depicts an etched flat surface, 131Aa a surface of a lead frame blank, and 121A and 121B, respectively, a plated portion. In the case of EIG. 13(P)(a), there has particularly excellent in wire-bonding property, because the etched flat surface does not have roughness. Fig. 13(imes) shows that the tip 1331B of the inner lead of the lead frame fabricated according to the process illustrated in FIG. 14 is wire-bonded to a semiconductor device. In this case, however, both the opposite surfaces of the tip 10 . 1331B of the inner lead are flat, but have a width smaller than that in a direction of the inner lead thickness. In addition to this, as both the opposite surfaces of the tip 1331B is formed of surfaces of the lead frame blank, these surfaces have an inferior wire-bonding property as compared to that of the etched flat surface of this first embodiment. FIG.  $13(\Xi)$  shows that the inner lead tip 13310 or 13310, obtained by thinning in its thickness by a means of a press (coining) and then by eaching, is wirebonded to a semiconductor device (not shown): In this case, however, a pressed surface of the inner lead tip is not flat as shown FIG. 13(2). Thus, the wire-bonding on either of the opposite surfaces as shown in FIG. 13(2)(a)or FIG. 13( $\pm$ )(b) often results in an insufficient wirebonding stability and a problematic quality. The drawing reference numeral 1331Ab represents a coining surface.

15

20

modified example of the resin-encapsulated semiconductor device in accordance with the embodiment of the present invention will described hereinafter. FIGs. 3(a) through 3(e) are pross-sectional views of the modified example of the resin-encapsulated 5 semisonductor device in accordance with the first embodiment of the present invention. The semiconductor device of the modified example as shown in FIG. 3(a), is different from that of the first embodiment in that a position of the die pad 135 is changed, that is, the die 2.0 pad 135 is exposed to the outside. By the fact that the die pad 135 is exposed to the outside, the heat dissipation property is improved as compared to the first embodiment. Also, in the semiconductor device of the modified example as shown in FIG. 3(b), because the die pad 135 is exposed 15 to the outside, the heat dissipation property is improved as compared to the first embodiment. Unlike the first embodiment or the modified example as shown in FIG. 3(a), in the present modified example as shown in FIG. 3(b), because a direction of the semiconductor device 110 is 20 changed, the first surfaces of the lead frame are established as the wire bonding surfaces. The modified examples as shown in FIGs. 3(c), 3(d) and 3(e), illustrate semiconductor devices which are obtained by modifying the semiconductor devices of the first embodiment, the modified

591543 v:

example as shown in FIG. 3(a) and the modified example as shown in FIG. 3(b), wherein the semi-spherical solders are not used, and instead, the top surfaces of the terminal columns are directly used as the terminal portions, wherevy an entire manufacturing procedure can be simplified.

Next, a resin-encapsulated semiconductor device in accordance with a second embodiment of the present invention will be described. FIG. 4(a) is a crosssectional view of the resin-encapsulated semiconductor device in accordance with the second embodiment of the 10 present invention, FIG. 4(b) is a cross-sectional view illustrating inner leads, taken along the line A3-A4 of FIG. 4(a), and FIG. 4(c) is a cross-sectional view illustrating a terminal column, taken along the line B3-B4 15 of FIG. 4(a). Because an outer appearance of the semiconductor device of the second embodiment is substantially the same as that of the first embodiment, it is not illustrated in the drawings. In FIG. 3, the drawing reference numeral 200 represents a semiconductor device, 20 210 a semiconductor chip, 211 electrodes (pads), 220 wires, 230 a lead frame, 231 inner leads, 231Ab a second surface, 231Ac a third surface, 231Ad a fourth surface, 233 terminal columns, 233A terminal portions, 233B side surfaces, 233S top surfaces, 240 a resin encapsulate, and 270 a 25 reinforcing fastener tape. In the semiconductor device of

this second embodiment, the lead frame 230 does not have a die pad, the semiconductor chip 210 is fastened to the linner leads 231 by the reinforcing fastener tape 200, and the semiconductor chip 210 is electrically connected at its . electrodes (pads) 211 to the second surfaces 231Ab of the 5 inner leads 231 by wires 220. Also, in the case of this second embodiment, similarly to the first embodiment, the electrical connection between the resin-encapsulated semiconductor device 200 of this embodiment and an externalcircuit is achieved by mounting the resin-encapsulated 10 semiconductor device 200 via the terminal portions 233A each being made of a semi-spherical solder, on a printed circuit substrate, with the terminal portions 233A located on the top surfaces 233S of the terminal columns 233, respectively.

In addition, the semiconductor device of this second embodiment does not have a die pad as shown in FIGs. 10(a) and 10(b). The manufacturing method of the semiconductor device of this embodiment using the lead frame 230A which is shaped by the etching process is substantially the same 20 as that of the first embodiment except that, while in the case of the first embodiment, the wire bonding process and resin encapsulating process are performed in a state wherein the semiconductor chip is fastened to the inner 25 leads, in the case of the second embodiment, the wire

5(a), wherein the semi-spherical solders are not used, and instead, the top surfaces of the terminal columns are directly used as the terminal portions. In these examples, because a protective frame is not used and the size surfaces 233B of the terminal columns 233 are exposed to the outside, a checking operation by a test, etc. can be easily performed.

Hereinafter, a resim-encapsulated semiconductor device in accordance with a third embodiment of the present invention will be described. FIG. 6(a) is a cross-10 sectional view of the resin-encapsulated semiconductor device of the third embodiment, FIG.  $\ell(b)$  is a crosssectional view illustrating inner leads, taken along the line A5-A6 of FIG. 6(a), and FIG. 6(c) is a cross-sectional view illustrating a terminal column, taken along the line 15 B5-B6 of FIG. 6(b). Because an outer appearance of the semiconductor device of the this third embodiment is substantially the same as that of the first embodiment, it is not illustrated in the drawings. In FIG. 6, the drawing reference numeral 300 represents a semiconductor device, 20 310 a semiconductor chip, 312 bumps, 330 a lead frame, 331 inner leads, 331Aa a first surface, 331Ab a second surface, 331Ac a third surface, 331Ad a fourth surface, 333 terminal columns, 333A terminal portions, 333B side surfaces, 333S 25 top surfaces, 340 a resin encapsulate, and 350

10

15

20

25

reinforcing fastener tape. In the semiconductor device of this third embodiment, the semiconductor chip 310 is fastened to the second surfaces 331Ab of the liner leads 331 by the bumps 311 thereby to be electrically connected to the second surfaces 331Ab. The lead frame 330 has a contour as shown in FIGs. 10(a) and 10(b), which is formed by the etching process of FIG. 11. As shown in FIG. 13(イ)(b), both widths WIA and WZA (about 100 口m) at top and bottom ends of the inner leads 331 are larger than a width WA at a center portion in a thickness-wise direction. Due to the fact that the second surfaces 231Ab of the inner leads 331 is depressed toward the inside of the inner leads and the first surfaces 331Aa are flat, a desired fineness can be obtained. Also, when the second surfaces 331Ab of the inner leads 331 are electrically connected to the semiconductor chip via bumps, easy connection can be accomplished as shown in FIG. 13( $\Theta$ )(b). Further, in the case of this third embodiment, as in the case of the first and second embodiments, the electrical connection between the resin-encapsulated semiconductor device 300 of this embodiment and an external circuit is achieved by mounting the resin-encapsulated semiconductor device 300 via the terminal portions 333A each being made of a semi-spherical solder, on a printed circuit substrate, with the terminal portions 333A located on the top surfaces of the terminal

columns 333, respectively.

In addition, unlike the semiconductor device of the first embodiment, the semiconductor device of this third embodiment uses a lead frame which is shaped by the etoning process as shown in FIG. 12. However, the manufacturing method of the semiconductor device of this embodiment is substantially the same as that of the first embodiment except that, while in the case of the first embodiment, the wire bonding process and resin encapsulating process are performed in a state wherein the semiconductor thip is fastened to the inner leads, in the case of this third embodiment, the wire bonding process and encapsulating process are performed in a state wherein the semiconductor chip 310 is fastened to the inner leads 331 via the bumps. Also, the cutting process for the unnecessary portions and the terminal portion forming process after resin encapsulating process are implemented in the same way as the first embodiment.

FIG. 6(d) is a cross-sectional view illustrating a modified example of the semiconductor device in accordance 20 with the third embodiment of the present invention. In the modified example of the semiconductor device as shown in FIG. 6(d), the terminal portions each comprising the semispherical solder are not provided, and the top surfaces of the terminal columns are directly used as the terminal

591543 -- 12

10

15

portions. Because the protective frame is not used and the side surfaces 333B of the terminal columns 333 are exposed to the outside, a checking operation by a test, etc. can be easily performed.

5 Hereinafter, resin-encapsulated semiconductor device in accordance with a fourth embodiment of the present invention will be described. FIG. 7(a) is a crosssectional view of the resin-encapsulated semiconductor device of the fourth embodiment, FIG. 7(b) is a crosssectional view illustrating inner leads, taken along the 10 line A7-A8 of FIG. 7(a), and FIG. 7(c) is a cross-sectional view illustrating a terminal column, taken along the line B7-B8 of FIG. 7(b). Because an outer appearance of the semiconductor device of the this fourth embodiment is 15 substantially the same as that of the first embodiment, it is not illustrated in the drawings. In FIG. 7, the drawing reference numeral 400 represents a semiconductor device, 410 a semiconductor chip, 411 pads, 430 a-lead frame, 431 inner leads, 431Aa a first surface, 431Ab a second surface, 431Ac a third surface, 431Ad a fourth surface, 433 terminal 20 columns, 433A terminal portions, 433B side surfaces, 433S top surfaces, 440 a resin encapsulate, and 470 insulating In the semiconductor device of this fourth embodiment, one surface of the semiconductor chip 410 on 25 which the pads 411 are disposed is fastened to the second

10

15

20

25

surfaces 431Ab of the inner leads 431 by the insul adhesive 470, and the pads 411 and the first surfaces of the inner leads 431 are electrically connected with other by wires 420. The semiconductor device of fourth embodiment uses the same lead frame which is use the third embodiment, which has the contour as shown FIG. 10(a) and 10(b). Also, in the case of this for . embodiment, as in the case of the first and sec embodiments, the electrical connection between the res encapsulated semiconductor device 400 of this embodim and an external circuit is achieved by mounting the res encapsulated semiconductor device 400 via the termi: portions 433A each being made of a semi-spherical solde , on a printed circuit substrate, with the terminal portic 433A located on the top surfaces of the terminal colum 433, respectively.

modified example of the semiconductor device in accordance with the fourth embodiment of the present invention. If the modified example of the semiconductor device as shown in FIG. 7(d), the terminal portions each comprising the semi-spherical solder are not provided, and the to surfaces of the terminal columns are directly used as the terminal portions. Because the protective frame is not used and the side surfaces 433B of the terminal columns 432 used and the side surfaces 433B of the terminal columns

are exposed to the outside, a checking operation by a test, etc. can be easily performed.

# (EFFECTS OF THE INVENTION)

The present invention provides a resintencapsulated 5 semiconductor device employing the above-mentioned lead frame, which is capable of meeting a demand for the increased terminal number. Furthermore, the resinencapsulated semiconductor device in accordance with this invention does not require a process of outting or bending 10 the dam bars as in the case of using a lead frame having cuter leads as shown in FIG. 13(b). As a result of this, the resin-encapsulated semiconductor device does not have a problem in that the outer leads are bent, or a problem 15 associated with coplanarity. In addition to these advantages, the resin-encapsulated semiconductor device has a shortened interconnection length as compared to the QTP or the BGA, whereby the semiconductor device can be reduced in a parasitic capacity, and shortened in a transfer delay 20

19:543 v:

# This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

### **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

| BLACK BORDERS
| IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
| FADED TEXT OR DRAWING
| BLURRED OR ILLEGIBLE TEXT OR DRAWING
| SKEWED/SLANTED IMAGES
| COLOR OR BLACK AND WHITE PHOTOGRAPHS
| GRAY SCALE DOCUMENTS
| LINES OR MARKS ON ORIGINAL DOCUMENT
| REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY

# IMAGES ARE BEST AVAILABLE COPY.

OTHER: \_

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.